## LOGIC DRAWINGS

The symbology used in the LINC logic drawings is very similar to that used by Digital Equipment Corporation (DEC) of Maynard, Massachusetts. For a general explanation of this symbology, see DEC manual C-100. This manual also contains a description of each of the DEC logic packages used in the LINC. Other logic packages used in the LINC are described in volume 2 of the LINC Manufacturing Description.

DEC packages are identified by type numbers such as 4113, 4204, 4141, etc. Some of these packages can be jumpered internally to satisfy different loading conditions or to perform different logic functions. Packages used in the LINC indicate their jumpering configuration through suffixes appended to their type number. The package 4204, for example, appears as a plain 4204, a jumpered 4204A, and a jumpered 4204AC. The jumpering configuration specified by a suffix can be looked up in volume 2 of the LINC Manufacturing Description.

A broken line encloses each logic package or piece thereof that appears on a LINC logic drawing. The package type is written just inside the broken line, the packages frame location is written just outside. Minor variation from DEC symbology can always be resolved by looking up a particular package in the DEC manual and checking out the pins in questions. Grosser departures from DEC symbology are explained to the right.


## TIMING DIAGRAMS


Timing diagrams are used to show that occurence and relationship of the various operations involved in the execution of an instruction. In this notation, each of the principal flip-flop registers is represented by a horizontal line. Time is measured along the line from left to right, and operations involving the register are marked at their proper time of occurence. The registers R, L, and Z are shown only in those instructions that involve them. Registers B, C, P, S, and A are always shown. The operation of memory is indicated by a line marked "M." When this line is displaced apward, memory is in its read phase: when it's displaced downward, memory is in its write phase. A conditional operation of memory is indicated by a broken line.

Most operations occur at one of the standard event times marked along the top of the diagram by the numbers 0, 1, 2, and 3 (representing time pulses  $t_0$ ,  $t_1$ ,  $t_2$ , and  $t_{2}$ ). Some operations, however, occur at other times. The clearing of S, for example, occurs at the end of the memory write gate if memory is operated. Otherwise it occurs at time to.

A vertical arrow indicates the modification of the contents of one register by the Toontents of another. The type of modification involved is specified to the right of the arrow head. All other operations are indicated by small vertical slash marks, if a slash mark indicates the clearing of a register, the register line will end at the slash mark. If the slash mark indicates anything else, the name of the operation is specified to its right.

Parentheses around the name of an operation indicate it as being conditional. Notes to one side of the diagram will specify the condition. Parentheses around the head of an arrow or around a slash mark indicate that more than one kind of operation can occur. Notes to the side of the diagram will call out the different operations possible and will specify the conditions under which they occur,






Outputs: 1. Output pins are shown twice, nnce for each side of the flip-flop. In this example, the output pins are R and Z. The example indicates that:


when the flip-flip is a "zero," pin R is negative and pin Z is gnd, when the flip-flop is a "one," pin Z is negative and pin R is gnd.


- Inputs: 1. AC chupled inputs are always drawn as though connected to a pulse sunrce, even when the input signal is not a pulse.
  - 2. "Clear" inputs may be drawn in either of the twn ways shown.

FLIP-FLOP

CHANGES SYMBOLOGY AND NOTATION







MOTE


(I) SET UNIT


(2) NOTH, -A, ; O-ECTE; I-WEHFF; O-PROFF


(I) SET MOTION

M) FIRENO-ALD ; ALD -Sp-10


LINC MSTRUCT ON THUNG











CYO CYI CYZ CY3 CH CYS CYL 1 = 1 NOTE: 1357 triggers on negative transition, i.e., an trailing edge of lypec. positive pulse. CYCLES AND TIME PULSES INTERNAL CLOCK 1007





















































TAPE MINE CI LOGIC

1007 0.0 - 6.3 1025 A<sub>N</sub> -> MOTH 1025 ACIP 1026 CBIN-CYI-LAST BLOCK







- I. POWER RELAY (P) WHENEVER A CLOSED PATH CONNECTS -3 VOLTS TO THE P RELAY CONTROL, THE P CONTACTS CLOSE. ONCE CLOSED, THEY CAN BE OPENED AGAIN ONLY BY OPENING THE R CONTACT, i.e. BY PRESSING THE R BUTTON.
- 2 CONTACT NOTATION:


  A CONTACT WHICH IS CLOSED WHEN CONDITION "X" EXISTS.


  A CONTACT WHICH IS OPEN WHEN CONDITION "X" EXISTS.
- 3. 'L' LEFT BUTTON
  - "R" = RIGHT BUTTON
- 4. ONLY ONE OF THE TWO UNITS IS SHOWN, AS THEY ARE ESSENTIALLY IDENTICAL. DOTTED LINES INDICATE SECTIONS SHARED BY THE TWO UNITS, ie. THERE IS BUT ONE D.C. SUPPLY AND ONE PAIR OF MOTION RELAYS. IN ADDITION TO THE 115 VOLT LINE, THE TWO INDICATED LINES ARE CONNECTED TO THE OTHER UNIT. UNITS OPERATE INDEPENDENTLY SO FAR AS PUSH BUTTONS ARE CONCERNED. EACH UNIT HAS A SELECTION RELAY (S), WHICH, WHEN ACTIVATED, CONNECTS CONTROL TO THE Mo AND MI RELAYS. THESE MOTION RELAYS ARE CONTROLLED BY BMOTNO! ◆ AND BMOTN! ◆ LEVELS DERIVED FROM THE MOTNO. AND MOTNI, FLIP-FLOPS IN THE CABINET. SEE DWG. 1025) NOTE THAT THE SUBSCRIPTS DO NOT REFER TO THE UNIT, ie. BOTH FLIP-FLOPS ARE REQUIRED TO CONTROL. THE MOTION OF EITHER UNIT SELECTED. ONLY ONE UNIT WILL HAVE ITS SELECTION RELAY ACTIVATED AT ANY ONE TIME.


21.90	-	LINC	
1025A C.	<b>1</b>	MOTOR POWER	CHAMBER


MOTN	MOTN <sub>o</sub>	LEFT MOTOR	RIGHT MOTOR	RESULTANT MOTION
0	0	HALF VOLTAGE	HALF VOLTAGE	STOP
0	ŀ	SHUNTED	FULL VOLTAGE	BACKWARD
1 1	0	FULL VOLTAGE	SHUNTED	FORWARD
I	.1	SHUNTED	FULL VOLTAGE	BACKWARD

5. THE VARIABLE RESISTOR ACTS AS A VOLTAGE DIVIDER SO THAT RATHER THAN COMPLETELY SHUNTING ONE MOTOR, AND APPLYING FULL VOLTAGE TO THE OTHER, A SMALL PART OF THE VOLTAGE MAY BE APPLIED TO THE TRAILING MOTOR. THIS PERMITS PROPER ADJUSTMENT OF TAPE TENSION.










MEMORY ADDRESS SELECTION

SYSTEM 1030

SEE NOTE 2

SEE DWG # ISH

SERIES ADDRESS SWITCH (WRITE)



NOTE 1: EACH CORE HAS TWO X SELECTION AND TWO Y SELECTION LINES RUNNING THROUGH IT. (SEE PICTORIAL ABOVE) THE DIGIT PLANES ARE DRAWN TWICE SCHEMATICALLY SO THIS MAY BE MORE EASILY SEEN. NOTE 2: THE "Y" MEMORY STACK ADDRESS IS WIRED FROM A SIMILAR SCHEMATIC.

LINC X MEMORY
STACK ADDRESS
WIRING
MR 105/ 61

FU (MA	G T		FRAME
NAME		PIN	LOC
CHASSIS GHO	L	1	
SOLENDIO GNO		17	
TCHAN <sup>0</sup>	•	2	T20V
TCHAN1	•	18	T20W
MCHAH <sup>0</sup>	•_	3	T21V
MCNAN1	•	19	T21W
TM RETURN		4	T21gnd,
O RETURN		20	T24gnd
DCHAN <sup>0</sup>	•	5	T25V
DCHAN!	•	21	T25W
DCNAN2	•	6	T24V
DCHAN]	•	22	T24W
DCHAN3	•	7	T23V
DCHAH!	•	23	T23W
BMOTN <sub>0</sub>	•	8	U25P
BMOTN!	•	24	U25Y
BU <sup>0</sup>	•	9	U25 <u>Z</u>
BU <sup>1</sup>	•	25	U 25X
		10	
	L	26	
	$\mathbf{L}_{-}$	11	
		27	L
	1	12	
	1	28	
		13	
		29	
		14	
		30	<u> </u>
OV	1	15	
-18V		31	
-15Y		16	
-15 SOLENDIO		32	

MAGNETIC TAPE CONNECTOR

DATE	THE.	LINC	LOTTE ST. SAME
1032	SHEET	FANTAIL PIN ASSIGNMENTS	CHAMOES
2		YENTS	

Γ		FC	(D.	A)
T	HAME		PIN	FRAME
T	TN <sub>0</sub>	•	1	W18L
T	TN,	•	17	W18U
r	TN <sub>2</sub>	•	2	W15L
T	TN <sub>3</sub>	•	18	W15U
ı	TN <sub>4</sub>	•	3	W12L
٢	TH <sub>5</sub>	•	19	W12U
T	TN <sub>6</sub>	+	4	W9L
,[	TN <sub>7</sub>	•	20	W9U
<b>ĺ</b>	TN <sub>8</sub>	•	5	W6L
Ī	TN,	•	21	W6U
ı	TN <sub>10</sub>	•	6	W3L
İ	тн <sub>11</sub>	•	22	W3U
^	THEL	•	7	V23L
-	OPR10	•	23	U17P
1	OPR11	•	8	U17T
Ì	OPR12	•	24	U17W
ı	OPR13	•	9	U17Z
k	OPR14	•	25	U16N
ı	OPR15	+	10	U16L
	OPR16	+	26	U16P
1	OPR17	•	11	U16T
	XL7	•	27	U23Y
į	XL10	•	12	U22N
x	XLII	•	28	U22K
	XL12	•	13	U22M
	XL13	•	29	U22P
+	INTERNAL CLOCK	0	14	S9W
	INTREQ	•	30	£324
	BDOINFF	*	15	X 19X
-	SAMFF4	•	32	VICH

	FD	(0	)B)
NAME		PIN	LOC
UNO	•	1	X18L
UN,	•	17	X18U
UN <sub>2</sub>	•	2	X15L
UN <sub>3</sub>	•	18	X15U
UN <sub>4</sub>	•	3	X12L
UN,	•	19	X12U
UN <sub>6</sub>	•	4	X9L
UN,	•	20	X9U
UNa	•	5	X6L
UN,	•	21	X6U
UN <sub>10</sub>	•	6	X3L
UN11	•	22	X3U
UNEL	1	7	V22L
CLEL		23	V3F
BEGT		1	U25H
* MINP	1	24	U25M
MOUT	1	9	U25K
OPRO	1	25	UIMH
OPR)	1	10	UISL
OPR2	1	26	UISP
OPR3	1	11	U18T
OPR4	1	27	U18W
OPR5		12	U18Z
OPR6	1	28	U17H
OPR7	•	13	U17L
XLO	1	29	U24H
XLI	1	14	U24K
XL2	1	30	U24M
XL3	1	15.	U24P
XL4	<del>    }</del>	31	U235
XLS	<del>-   ;</del>	16	U23U
XL6	.   *	32	U23W

	FE	(DC	;)
NAME		PIN	PRAME
GA <sub>0</sub>	•	1	W28Z
GA <sub>1</sub>	•	17	W25W
GA <sub>2</sub>	•	2	W25T
GA,	•	18	W25P
GA <sub>4</sub>	•	3	W25L
GA <sub>5</sub>	•	19	W25H
GA <sub>6</sub>	•	4	W24Z
GA,	•	20	W24W
GA,	•	5	W24T
GA <sub>9</sub>	•	21	W24P
GA <sub>10</sub>	•	6	W24L
GA <sub>11</sub>	•	22	W24H
ALEL	•	7	U25P
AREL	•	23	U25\$
5H <sub>0</sub>	•	•	WIRP
5N <sub>1</sub>	•	24	WISY
SH <sub>2</sub>	•	9	₩15#
5N <sub>3</sub>	•	25	WISY
SN <sub>4</sub>	•	10	W12P
5N <sub>5</sub>	•	26	W12Y
SH <sub>6</sub>	•	11	WPP
5H <sub>7</sub>	•	27	W9Y
SNa	•	12	WEP
sn,	•	28	W6Y
SN <sub>10</sub>	1	13	W3P
SN <sub>11</sub>	1	29	W3Y
SHEL	•	14	¥22Z
,	Ť	36	<u> </u>
mode o		15	
mod 1		3/	
ounde 2		16	Ţ
400000		2.	

	FF	(D	U)
NAME		PIN	FRAME
BB <sub>3</sub>	•	1	W22Z
BB <sub>4</sub>	+	18	W22X
BB <sub>2</sub>	•	2	W22Y
BB <sub>3</sub>	•	18	W23Z
BB <sub>4</sub>	•	1	W23X
BB <sub>5</sub>		19	W23Y
BB <sub>6</sub>	•	4	W23T
ВВ,	•	20	W23R
BB <sub>8</sub>	•	5	W23N
вв,	•	21	W23L
BB <sub>10</sub>	•	6	W23J
BB <sub>11</sub>		22	W23F
VN <sub>0</sub>	•	7	X18M
VN <sub>1</sub>	•	23	X18T
VN <sub>2</sub>	•	8	X15M
VN <sub>3</sub>	•	24	X15T
VN <sub>4</sub>	•	9	X12M
VN <sub>5</sub>	•	25	X12T
VN <sub>6</sub>	•	10	X9M
YN <sub>7</sub>	•	26	X9T
VN <sub>8</sub>	•	11	X6M
VN <sub>9</sub>	•	27	X6T
VH <sub>10</sub>	•	11	X3M
VN <sub>13</sub>	•	28	ХЗТ
VNEL	+	11	V22T
BRO		29	W22 T
BR <sub>1</sub>	77	14	W22R
BR <sub>2</sub>	•	30	W221
BR <sub>3</sub>	•	15	W221
BR <sub>4</sub>	•	31	W22J
BR <sub>5</sub>	•	16	W221

		FH	(DE	PRAME LOC
	HAME		PIN	LOC
1	CHASSIS		J	
T	OV		17.	
٢	ANCH17	•	2	V17X
Г	ANCH17	•	10	V17gnd <sub>L</sub>
T		1	3	
r			19	
			4	
r	OV±18 Return		20.	V15\$O
4	+18Y		5	V1750
-	-18Y		21	V1950
7	ANCH10	•	6	VISH
r	AHCH10	0	22	V18gnd <sub>U</sub>
r	AHCH11	•	7	V18M
r	AHCH11	0	23	V18gnd <sub>U</sub>
r	ANCH12	•	8	V18T
T	ANCN12	0	24	V18gnd
r	ANCH13	•	9	V18X
4	ANCN13	·	25	V18gnd <sub>L</sub>
T	ANCH14	•	10	V17N
F	ANCH14	0	26	V17gnd
r	ANCN15	•	11	V 17M
r	ANCH15	<b>*</b>	27	V17gnd <sub>U</sub>
r	ANCN16	•	12	V17T
r	ANCH16	0	28	V17gnd
1			13	
			29	
1			14	
T			30	
			15	
t			31	
,	-15Y		16	
۲			32	i -

12-	FJ.	(D	F)
NAME		PIN	FRAME
CHASSIS		1	
OY		17	
		2	
		18	
		3	
		19	
		4	
		20	
		5	
		21	
QKRESTART	▶	6	V21H
QKRESTART	D	22	V21D
BCPL	<b>P</b>	7	V25J
BCPL	D.	23	V2SH
BATPL	-	8	¥25\$
BATPL	<b>D</b>	24	V25T
BPRESET	-	,	V25V
BPRESET	D	25	V25X
BBEOP	-	10	Y24J
BBEOP	D	26	V24H
BOPR-2.1		11	V245
BOPR-2.1	D	27	V24T
BOPR-2.2	-	12	V24V
BOPR-2.2	D	28	V24X
EXT CLOCK	-	13	MIE
EXT CLOCK	D	29	MID
40Y		14	T
+10Y		` 30	1
		15	
		31	
-18Y		16	
OV		32	

TERMINAL FRAME CONNECTORS



FT (S	COF	E31	FRAME
HAME		PIN	LOC
CHASSIS		1	GDATF.
		17	
VDEPLECTION		2	VI3F
YRETURN		18	V13D
KDEPLECTION		3	V7F
XRETURN		19	V7D
		4	
		20	
OFPINT	•	5	V21V
OFPINT	٥	21	V21X
KHOB <sup>0</sup>		6	VISE
KRTH <sup>0</sup>		22	V19gnd
XNOB2		7	V18R
XRTN2		23	V19gnd
KHOB4		8	V17E
KRTH4		24	V16gnd
KNOB6		9	V17R
KRTN6		2\$	V16gnd
+6 YOLTS		10	V16P
-6 VOLTS		26	V16E
ONINTO	-	11	V23P
ONINT	<b>→</b>	27	V23R
ONINT,	•	12	V23W
ONINT,	D	28	V23K
KNOB1	1	13	V18K
KRTNI		29	V19gnd
XHOB3	<b>†</b>	14	VISV
KRTN3	1	30	V19gnd
KNOBS	T	15	V17K
KRTN5	1	31	V16gnd
KHOB7	T	16	V17V
XRTN7	T -	32	V16gnd

SCOPE CONNECTOR

31.70	2	$\sqsubseteq$	As main
-		NC	1
1033	SHEE! "E	FANTAIL PIN ASSIGNMENTS	CHAMBES
٩		MENTS	

	FL (CA)			
	FL	(CA)		
NAME		PIN	LOSE	
DV		1		
04		17		
R5]		2	V14J	
LS§	•	18	V245	
RS]		3	V14W	
LS <sup>1</sup>		19	V24U	
RS 10	•	4	X3F	
LS		20	Y24M	
R5]	•	5	K3V	
L51	•	21	V24P	
LS	•	6	V25W	
LS <sup>0</sup>	•	22	Y24H	
LS)	•	7	Y25V	
LS}	•	23	Y24K	
LSO	•	4	Y25\$	
LSO	•	25	Y23P	
LS	•	4	Y25U	
LS <sup>1</sup>	•	25	Y23Y	
LS <sub>2</sub>	•	10	Y25M	
LS <sup>0</sup>	•	25	Y23\$	
LS <sup>1</sup>	•	13	Y25P	
LS1	•	27	Y23U	
LS <sup>0</sup> <sub>3</sub>		12	Y25H	
LS <sub>10</sub>	•	28	Y25U	
LS <sup>1</sup>		13	Y25K	
LS	•	29	Y23P	
LS		14	V24W	
RS1		30	Y15W	
LS		15	V24Y	
LS	•	31	V7W	
-1 <b>S</b> V		16		
-15Y		32	İ	

	FM (CB)		
HAME		PIN	PRAME
DY		1	
DY		17	
XOESTDPPB		2	52U
5T400PB	0	18	\$13\$
ISTOPFB		3	\$30
ST20PB	0	19	\$13R
RESUMEPB	0	4	512W
\$TR5PB	0	20	\$13T
STEPPB	0	5	\$10H
IBIPB	0	21	\$11T
PBLC	0	6	SBX
CBCPB	0	22	\$118
DOPS	0	7	512V
PBLB	0	23	S4U
PRESETFB	0	8	\$115
RS		24	V18J
PILLSTEPPB	0	9	\$12T
RS]		25	VISW
STEPEKPB	0	10	\$12U
RS.		26	Y17J
PBLA	•	11	SIY
RS1	1	27	Y17W
FILLPB	0	12	\$12R
RS)	•	28	Y16J
EXAMPB	0	12	\$125
RS)	1	29	Y16W
MARKPB	0	14	\$13U
RS]		30	V15J
CLRPB	0	15	\$13Y
AUTDES	1	31	R2U
_15V		16	
-15V	+	32	


	FP	FP (C	
NAME		PIN	C)
DV		1	
OV		17	
		2	
ssl	•	18	U23K
RLSD	<b>♦</b>	3	X18W
		19	
KSTR	٥	4	U16Y
		20	
XB1	1	\$	X17P
		21	
KB!		6	K17Y
		22	
XB1		7	X14P
		23	
KB1	•	8	K14V
		24	
KB]	•	9	KIIF
PBLD		25	K19U
XB1		10	X11Y
RDLF	•	26	KSJ
ss]	•	21	U245
RDLE	<b>o</b>	27	K8H
\$\$	•	21	U24U
ROLD	· •	28	KSF
55]	•	13	U24W
RDLC	<b>⋄</b>	29	KSE
\$5]		14	U24V
RDLB	0	30	Kex
\$\$1	•	15	U23N
RDLA	0	31	K8Z
-1\$Y		16	
-15V		32	


	FN	(CI	D)	
NAME		PIN	FRAME	
OY		1		
07		17		
SoLT		2	¥22Z	
P <sub>3</sub> LT		18	Y21T	
SILT	1	3	Y22X	
P, LT		19	Y20Z	
SaLT		4	Y22Y	
PsLT		20	¥20¥	
SILT		4	Y22T	
PaLT		21	¥20¥	
SALT		4	Y22R	
P,LT		22	Y20T	
S <sub>5</sub> LT		4	Y22H	
P <sub>B</sub> LT		21	Y20R	
SaLT		4	Y22L	
PoLT		24	Y20N	
S <sub>7</sub> LT		9	Y22J	
CALT		28	Y19T	
SaLT		20	Y22F	
C,LT		26	Y198	
SoLT		13	Y21R	
CaLT		27	Y19N	
Sight		12	Y21H	
P <sub>g</sub> LT		28	Y19L	
PoLT		13	Y21Z	
C10LT		29	Y19J	
PILT		14	Y21X	
C,,LT		30	Y191	
P <sub>2</sub> LT		15	V21V	
AUDOUT		31	X17X	
-15Y		16		
-15Y		32		


	FR	(CI	E)
NAME		PIN	E)
٥٧			
07		17	
RoLT		2	W21T
EKAMLT		18	514R
R,LT		3	W21R
MARKLT		19	\$14F
R,LT		4	W21N
CLRLT		20	S14L
A <sub>3</sub> LT		5	W21L
XOESTOPLT		21	\$14T
A <sub>3</sub> LT		4	W21J
ISTOPLT		22	\$14X
R <sub>s</sub> LT		7	W21 F
AUTOLT		23	\$14X
ECYLT		4	K17N
IBILT		25	\$14T
DCYLT		4	K17L
CBCLT		25	\$14T
XCYLT		10	K17J
CoLT		25	Y20L
ICYLT		11	K17F
CILT		27	Y20J
PAUSELT		12	K17T
C <sub>2</sub> LT		28	Y20F
RUNLT		13	K17R
C <sub>2</sub> LT		29	Y192
	1	14	
C4LT		30	V19K
PILLLT		15	\$14H
C,LT		31	Y19\
-15Y		16	
-15Y		32	


	FS	(C	F)
HAME	T	PIN	283
SOLGHD		1	
SOLGHD		17	
CHASSI5		2	
A <sub>1</sub> LT		18	W21X
BoLT		3	Y21L
A <sub>2</sub> LT		19	W21V
B <sub>3</sub> LT		4	Y21J
A <sub>3</sub> LT		20	W20Z
B <sub>2</sub> LT		5	Y21F
A <sub>4</sub> LT		21	W20X
B <sub>3</sub> LT		6	X24Z
B <sub>3</sub> LT		22	W20Y
B <sub>4</sub> LT		7	X24X
B <sub>6</sub> LT	T	23	W2OT
BALT		8	X24Y
C <sub>2</sub> LT		24	W2OR
B <sub>6</sub> LT	1.	,	X24T
BALT		25	W20H
C <sub>2</sub> LT		10	X24R
AgLT		26	W20L
BaLT		11	X24N
A <sub>10</sub> LT		27	W20J
B <sub>g</sub> LT		12	X24L
A <sub>11</sub> LT		28	W20F
B <sub>10</sub> LT		13	K24J
LINXLT		29	X17V
Bult	1	14	X24P
RCHIME		30	R13Z
A <sub>0</sub> LT		15	W21Z
RELIP <sup>0</sup>	<del>-</del>	31	U16U
-15VSOL		16	
-15V\$OL		32	

CONSOLE CONNECTORS









ENI

<del> </del> -	MSC 10 +		INSTRUC	TION IN _	+
ENFF				<b></b>	<u> </u>
INTREQ			<b>③</b>		
RFINTFF			© 		
DOINTFF			② 		Ţ
	INTER	RUPT TIMI	NG		ĠĢNI


- 1 t2. INTREQ. JMP. ENFF' > 1- RFINTFF, 0- ENFF
- @ GG NI · RFINTFF = 1- DOINTFF, 0 RFINTFF, INHIBIT P-S, 21-S
- 3 INTREA Should be removed by BCPL . BDOINTFF'
- 1 Iff instruction in Local is OPR, I ENFF


COMMENTS ON INSTRUCTION IN LOC 21 WHEN DOINTER


1. NOXP is inhibited

This means that:

- (a) The will kave the p in LOCO.
- B OPR will not affect p. Thus p→s at end of OPR will return immediately to the next instruction of the main program.
- 2. BCOMA is inhibited during OPR. This means that Accumulator is undisturbed unless willfully affected by asserting SNEL, TNEL, or CLEL.
  - Pis address of next instruction in main program.







ENI = MSC 10

NOTE: 1 - PREFF at 0.2

SKPin 0


> O NOXP IF CMET 2 NDXP IF CMET

NEW SKIP INSTRUCTION


SIN (SKP6) "SKIP IFF PINFF" FLO (SKP14) SKIP IFF FLOFF" ZZZ(SKP15) SKIP IFF ZO

Note: SIN also clears PINFF

NEW INSTRUCTION AND MODIFIED CLR 1094



## DISABLE INTERRUPT (DIN) MODIFICATION CLASSIC LINC 10-27-71 ROGSON



- Notes: 1. Formerly used for Ext Clock, refer to Line Drug. 1007
  - 2. These gates were no longer used following a 1966 modification, refer to Line Drug. 1008. (true of LCF Lines also.)
  - 3. PRESET used to connect to LISE and LIAS.